Abstract-A novel base ballasting scheme for interdigitated power RF bipolar transistors has demonstrated improved performance and thermal stability. The nonlinear ballast resistor in series with each base finger is implemented using a depletion-mode FET, which requires only minor modification in the fabrication process. Mixed-mode simulation, instead of analytical equations, is used for more accurate device characterization.
I. INTRODUCTION
T HE positive feedback from inhomogeneous temperature distributions in interdigitated power bipolar transistors can cause thermal instability or gain collapse [1] , [2] . Usually emitter ballast resistor is used for prevention, and its optimal value needs to be carefully chosen to ensure good instability protection without severe performance degradation [3] . The design of finger spacing is also a tradeoff in view of thermal management, since its reduction can increase thermal coupling between fingers and hence decrease the current hogging effect [4] , [5] , but this reduction will lead to inefficient head dissipation for the entire cell [5] . We propose to use a new nonlinear base ballasting scheme that is very effective in thermal instability protection with little performance penalty at normal operating conditions. Since the positive feedback from Joule heating can be nearly eliminated, the layout design can also be more aggressive toward handling total heat dissipation.
II. POWER RF DEVICE MODELING
Power RF devices pose significant challenges to modeling strategies, since both thermal and parasitic effects need to be accurately accounted for. For the power bipolar junction transistor (BJT) in this study (Fig. 1) , mixed-mode device/circuit simulation which interfaces Stanford's device simulator PISCES and University of California at Berkeley's circuit simulator SPICE-3f2 has been demonstrated as an effective method to model the parasitic elements and to link the detailed doping profiles directly with circuit performance [6] .
For devices which are fabricated on a monolithic substrate, the circuit often exhibits parasitic behavior due to elements that can be represented by a two-port network configuration as shown in Fig. 2 successfully by many authors [8] , [9] . For this network it is assumed that over the frequency range of concern (from 300 MHz to 3 GHz) the equivalent circuit composed of lumped RLC elements, can be described using general interconnect parasitics. In reality, at high frequencies the interconnect circuit parameters such as resistance may vary with frequency, due to skin and other distributive effects. For the frequency range considered here, however, frequency-independent modeling parameters are usually sufficient.
As shown in Fig. 3 , construction of the two-port matrices from the inner shell to the outer one or vice versa is straightforward. The extracted parasitics of , , , and are as below [6] .
0018-9200/98$10.00 © 1998 IEEE Thus by comparing measured parameters and the simulated intrinsic parameters ( , , , and ), extrinsic parasitics values ( , , , and ) can be obtained. Unlike analytical approaches [3] - [5] , the numerical method can capture detailed transistor behaviors and electrical couplings with no operation-mode assumption, and hence has a broader range of applicability. Calibrated Gummel plots to measurements at room temperature are shown in Fig. 4 . The measured SRP doping profile is also used for calibration. Extracted values of the parasitic elements are listed in Table I [6] . The emitter ballast resistance is about 110
per finger implemented using a p-type diffusion resistor. The as a function of the collector current and the -parameters are shown in Fig. 5 . There is quite good agreement between measurements and simulation. 
III. NONLINEAR BASE BALLASTING
It is apparent that a nonlinear ballast resistor will be superior to a linear one, since optimal effective resistance values can be separately designed for operating conditions and instability protection. If the ballast resistor is applied to the base end [5] , [7] , the equivalent resistance can be obtained by multiplying the emitter resistance with the dc current gain. Although it was argued in [7] that base ballasting can only work for heterojunction bipolar transistor (HBT), not BJT, since current gain increases with temperature for BJT, a more careful analysis in Fig. 6 reveals that the base current still increases with , though not as fast as . Therefore, base ballasting can still prevent thermal instability in the BJT, just not as effective as emitter ballasting if the equivalent value is used. A nonlinear emitter ballasting is difficult to implement owing to its small value and limited area. With a nonlinear base resistor implemented by a depletion-mode MOSFET as shown in Figs. 7 and 8 , the saturation region of MOSFET will effectively limit the current through hot fingers, while the linear region will hardly affect the normal operating point of cold fingers. The MOSFET has a channel length and width of 3 and 15 m, and a threshold voltage of 0.45 V. The dimensions of the depletion-mode FET is determined by setting proper level for optimal circuit performance and instability protection. Other layouts or devices are also applicable as long as the nonlinear resistance values are chosen appropriately (i.e., an enhancement-mode MOSFET with gate connected to ). Fig. 9 shows improved temperature dependence of the Gummel plot by using the nonlinear ballasting scheme. Different ballasting schemes are compared in Fig. 10 in view of instability protection. Due to increased effective of nonlinear ballasting scheme, higher is resulted as shown in Fig. 11 . All coupling capacitances have been taken into account. -parameters with different ballasting scheme is also compared for high frequency characteristics as shown in Fig. 12 . It can be seen that the new ballast scheme is strongly favorable to the conventional emitter ballasting.
IV. HBT APPLICATIONS
The proposed ballast scheme can possibly be applied to power HBT applications, too. The nonlinear resistor can be obtained by MESFET, although more difficult modification on fabrication is likely. A computational prototype through mixed-mode simulation is built for illustration. The HBT device follows the specification in [7] and the MESFET has a gate length and width of 2 and 5 m and a threshold voltage of 0.3 V. As shown in Fig. 13 , base ballasting using depletionmode FET is more efficient in HBT due to decreasing current gain with increasing . With proper operating condition, the HBT does not experience current gain collapse since as of the hot finger increases, collector current decreases due to base current is effectively limited by MESFET so that does not increase anymore as illustrated in Fig. 10 .
V. CONCLUSION
A new methodology of parasitic extraction and a novel base ballasting scheme for RF power bipolar transistors have been described in this paper. The nonlinear ballast resistor in series with each base finger is implemented using a depletionmode FET, which prevents from inhomogeneous temperature distribution without sacrificing performance of the power device.
